专利摘要:
The invention relates to an electronic card (1) and a corresponding data acquisition and generation system, comprising means for conditioning (20) input signals of different types, bit modulation means (30), and resources (51, 52) for processing the different types of input signals. A programmable digital matrix switch (40) for input signals is used to route the input signals to the resources corresponding to the types of said signals. Alternatively or in combination, the card (1) comprises output signal modulation means and a programmable digital matrix switch for output signals used to route, according to their type, the modulated output signals to the output means. amplification. The programmable digital matrix switches make it possible to respond to the segregation constraints of input / output signals of different types, the number of which can vary.
公开号:FR3035290A1
申请号:FR1553383
申请日:2015-04-16
公开日:2016-10-21
发明作者:Stephan Roux;Michel Pasquier
申请人:Airbus Operations SAS;
IPC主号:
专利说明:

[0001] The present invention generally relates to electronic cards and data acquisition and generation systems including such cards, in particular in the aeronautical field.
[0002] The aircraft are equipped with various electronic systems to provide the various functions enabling the aircraft to fulfill its mission. In particular, these electronic systems include acquisition and signal generation systems in order to interface with many sensors and actuators. These signals comprise signals of different types, in particular discrete input signals DSI and discrete output signals DSO, analog signals, such as ANI-DC signals for DC analog input signals, ANI signals -AC for analog AC input signals, ANO analog output signals, or digital input / output signals, such as ARINC429 signals. ARINC 429 is an aeronautical standard for communicating digital data. The signal acquisition and generation systems known from the state of the art use dedicated electronic circuits for each type of input / output signal. The known systems thus comprise as many electronic cards as of types of signals to be acquired or generated, which makes the system cumbersome, cumbersome and complex. The maintenance of such a system is also tedious.
[0003] In addition, these known systems of the state of the art are dedicated to the aircraft they equip. If the technical environment of a computer, for example the number and / or the type of input / output to be processed, changes then new maps must be designed. Similarly, it is very difficult to reuse an acquisition and data generation system to equip an aircraft that does not have the same number and type of input / output to be processed. In addition, it is found that very often the cards of an acquisition system and 3035290 2 data generation of an aircraft can not be reused to realize the system of another aircraft because the constraints of segregation of signals are different between the two planes. Compliance with segregation constraints implies that the connection interfaces do not have parts that could cause failures on other parts. The object of the present invention is to propose a new electronic card and a corresponding new signal acquisition and generation system, making it possible to respond reliably and at a reduced cost to the segregation constraints of input signals and / or output of different types, while allowing to manage input and / or output signals whose number and types may vary. For this purpose, the subject of the invention is an electronic card for a system 15 for acquiring and generating signals, characterized in that said card comprises: input signal conditioning means of at least two types and means for binary modulation of said input signals; input signal processing elements, called processing resources, comprising at least one resource for processing the input signals of one of the two types and at least one resource for processing the input signals of the other type; a programmable digital matrix switch for input signals, interposed between the bit modulation means and the processing resources, said programmable digital matrix switch being configured to route, according to their type, the input signals modulated to the input signals; treatment resources; and / or bit modulation means for output signals for modulating signals of at least two types; amplification means for output signals; and a programmable digital matrix switch for output signals interposed between said output signal modulation means and the output signal amplification means, said programmable digital matrix switch for output signals being configured to route, according to their type, the modulated output signals to the amplification means for output signals.
[0004] Such an electronic card design for acquisition and signal generation system, which uses programmable digital matrix switches, makes it possible to define seggregations of input / output signals of different types with great flexibility and reliability. Indeed, the matrix switch for input signals and the matrix switch for output signals form reconfigurable internal routing devices which make it possible to reroute each signal according to its type and thus to direct it towards the processing chain which appropriate. The use of programmable digital matrix switches makes it easy to reconfigure the card according to the number and type of signals. According to another particular characteristic, said input signals of at least two types comprising digital type input signals and / or discrete type input signals and / or analogue type input signals, said processing resources comprise at least one resource for processing the digital type input signals and / or at least one resource for processing the discrete type input signals and / or at least one signal processing resource analog type input.
[0005] According to one particular aspect, the system comprises a programmable logic circuit, such as an FPGA, in which the one or more matrix switches are implemented.
[0006] According to another particular characteristic, the processing resources for input signals and / or the bit modulation means for output signals are also implemented in said programmable logic circuit.
[0007] In a particular aspect, said matrix switch for output signals and the modulation means for output signals are also implemented in the programmable logic circuit.
[0008] According to a particular embodiment, the bit modulation means for input signals and / or the bit modulation means for output signals comprise delta-sigma modulators. In a particular aspect, said processing resources also include at least one output control function resource, which is configured to execute a control loop of an output signal, the board configured to return the output signal. from the control function resource, to a modulator, forming for example part of said output signal bit modulation means, said modulator being configured to modulate the difference between said regulated output signal and a reference value. According to another particular characteristic, said means for conditioning the input signals comprise differential amplifiers.
[0009] According to one particular aspect, said amplification means for output signals comprise class D amplifiers. The invention also relates to an acquisition and data generation system, characterized in that it comprises a card such that described above, and means for adapting, as a function of their type, the input signals and / or the means of adaptation, depending on their type, of the modulated output signals.
[0010] According to one particular aspect, the one or more adaptation means are deported from the electronic card. In a variant, provision may be made for the one or more adaptation means to be integrated in the card.
[0011] According to a particular aspect, the adaptation means are formed of passive components. The invention also relates to an aircraft comprising an acquisition system 5 and data generation, characterized in that said data acquisition and generation system is as described above. The invention will be better understood on reading the following description of exemplary embodiments, with reference to the appended drawings in which: FIG. 1 is a block diagram of a part of the system for acquiring and generating signals according to one embodiment of the invention, for the processing of input signals; FIG. 2 is a block diagram of a portion of the signal acquisition and generation system according to one embodiment of the invention, for the processing of output signals; FIG. 3 is a simplified diagram of the signal acquisition and generation system according to one embodiment of the invention, for the processing of input signals and output signals; FIGS. 4 to 6 are schematic diagrams of three processing resources of the system according to one embodiment of the invention, said resources making it possible to process different types of input signals; FIG. 7 is a simplified block diagram of a matrix switch of the system according to one embodiment of the invention; FIGS. 8 to 11 are schematic diagrams of four adaptation arrangements for output signals of the system according to one embodiment of the invention, said arrangements making it possible to adapt different types of output signals. In Figure 1 is illustrated a part of a signal acquisition and generation system, according to an embodiment of the invention, for the processing of input signals. Respectively, FIG. 2 illustrates another part of said signal acquisition and generation system for the processing of output signals. The data is in the form of input and output signals of different types. The system may be a data concentrator for which it is necessary to acquire and generate a large amount of input / output signals in association with other systems.
[0012] The data acquisition and generation system can be advantageously used to equip an aircraft for the acquisition and generation of signals of various types intended to be used in the environment of the aircraft, for example to control certain aircraft components. the aircraft and / or process signals from sensors embedded in the aircraft.
[0013] By way of example, an input signal may be the signal emitted by a sensor connected to said system which processes said signal for transmission to control software of an aircraft component. By way of example also, an output signal may be a signal generated from a software wavetable and processed by the system to be transmitted to an audio reproduction device for example to broadcast a warning. sound. A wave table corresponds to a bank of signal samples. Said system comprises means 10 for matching the input signals and an electronic card 1. These adaptation means 10 are offset with respect to the electronic card 1. As a variant, provision may be made for the matching means 10. The adaptation means 10 are formed of passive components used to make different arrangements according to the type of signal to be processed as illustrated in FIGS. 8 to 11. Said adaptation means 10 comprise a mounting 11 illustrated in FIG. 8 to adapt the discrete signals DSI of a device, such as a switch, to a low level. Said assembly 11 comprises a circuit having a resistor R111 whose one terminal is subjected to a potential V + and a diode D11 whose cathode is connected (DSIP-) to the low-level discrete signal device (not shown). The assembly also comprises a resistor R112 one terminal 3035290 7 is connected between the anode of the diode D11 and the terminal of the resistor R111 opposite that subject to the potential V +, the other terminal of the resistor R112 being grounded .
[0014] The output voltage, defined across the resistor R112, corresponds to a low level (0 binary) when the device is in the closed state, and corresponds to a high level (1 binary) when the device is in the closed state. open state. Said adaptation means 10 also comprise an assembly 12 illustrated in FIG. 9 for adapting the digital input signals DGI. Said DGI signals are for example signals from computers, for example in the form of 100 kbit frames for inter-calculator communication. Said assembly 12 comprises at the input a differential arrangement formed of the three resistors R121, R122, R123 and at the output a capacitive coupling made using two capacitors C121, C122. The output voltage is set across the capacitors opposite to those connected to the resistor R122. Said adaptation means also comprise an assembly 13 illustrated in FIG. 10 to adapt the analog input signals ANI. Said ANI signals are, for example, analog signals derived from sensors operating in direct or alternating current. Said assembly 13 comprises a differential assembly formed of three resistors R131, R132, R133 without capacitive coupling. The output voltage is set across the resistor R132.
[0015] Said adaptation means 10 also comprise a circuit 14 illustrated in FIG. 11 for adapting discrete signals DSI of a device, such as a switch, at high level. Said arrangement comprises a circuit having a resistor R141 in series with a diode D14 whose anode is connected (DSIP +) to a low level discrete signal device (not shown) connected to a positive voltage. The arrangement also includes a resistor R142, one terminal of which is connected to the other terminal of the resistor R141, and whose other terminal is connected to ground. The output voltage is set at the resistor R142. The output voltage, defined across the resistor R142, corresponds to a low level (0 binary) when the device is in the open state and corresponds to a high level (1 binary) when the device is in the state. closed. The electronic card 1 is provided with input interfaces 1E, for example 256 input interfaces, connected at the output of said matching means 10.
[0016] Each input interface IE comprises signal conditioning means 20 and bit modulation means 30 of the signals. As illustrated in FIG. 3, for each input interface, said conditioning means 20 comprise a differential amplifier 21. In addition, the signal modulation means 30 comprise a delta-sigma modulator 31. The card 1 has a programmable matrix switch 40 interposed between the binary modulation means 30 and the signal processing members 50, referred to as resources, described hereinafter. The programmable matrix switch 40 is used to switch the monobit serial input streams from the modulation means 30 into single-bit serial output streams distributed to the processing resources 50 adapted to the type of the corresponding signals. In the simplified eight-input example, illustrated in FIG. 7, the digital matrix switch 40 comprises four lines each of five logical BLC blocks. Each logic block comprises two inputs and two outputs connected to two inputs of other blocks and a function for crossing the inputs to direct them to the opposite outputs or direct, without crossing, the inputs to the corresponding outputs. The links of the blocks together form routes that are reconfigurable by software.
[0017] The processing resources 50 of the signals are performed digitally, for example in an FPGA type digital component as indicated below. Said resources comprise at least one resource 51 for processing the discrete input signals DSI and at least one resource 52 for processing the analog input signals ANI. According to another embodiment, said resources 50 furthermore comprise at least one resource 53 for processing the digital input signals DGI.
[0018] FIG. 4 illustrates an embodiment of a resource 51 for processing the modulated DSI discrete input signals 511. Said resource 51 comprises a CIC 512 filter, a programmable hysteresis comparator 513 and a programmable 514 debounce filter. . At the output 515 of this resource 51, the DSI signal thus processed is transmitted to software which can use the processed DSI signal for a particular application. According to one embodiment, said software is implemented on another card. This resource 51 makes it possible to process low-level discrete input signals (DSIP-) as well as high-level (DSIP +) input signals.
[0019] FIG. 5 illustrates an embodiment of a resource 52 for processing the modulated ANI analog input signals 521. Said resource 52 comprises a CIC filter 522 and a programmable decimation low-pass filter 523. At output 524 of this resource 52, the ANI signal thus processed is transmitted to software that can use it for a particular application. According to one embodiment, said software is implemented on another card. FIG. 6 illustrates an embodiment of a resource 53 for the processing of the modulated DGI digital input signals 531. Said resource 53 comprises a CIC filter 532. Downstream of this CIC filter 532, the resource 53 comprises, for 30 the differential signals, a low level detection hysteresis comparator 533a and a high level detection hysteresis comparator 533b arranged in parallel with each other. These comparators are programmable to allow adjustment of disturbance filtering. Said comparators 3035290 allow to generate a back-to-zero coded frame (RZ) consisting of a series of 1 bits and a back-to-zero coded frame (RZ) consisting of a series of 0 bits. Said resource 53 comprises, downstream of these hysteresis comparators, verification means 534 for checking characteristics of bit frames, such as their frequency and duration, and means 535 for parity and deserialization testing. At the output 536 of this resource, the DGI signal processed in this way is transmitted to software that can use the processed DGI signal for a particular application. According to one embodiment, said software is implemented on another card.
[0020] Alternatively, for a single non-return-to-zero (NRZ) encoded input signal, provision could be made to replace the two hysteresis comparators with a single hysteresis comparator.
[0021] Each CIC filter serves as a demodulator. In addition, the trigger level of each hysteresis comparator (also called Schmidt trigger) is adjustable by software, which allows the thresholds to be adjusted according to the desired signal processing according to the constraints imposed. In the example illustrated in the figures, each CIC filter has in the plane z a transfer function H (z) of the following type: H (z) = Output signals can be generated from wave table data and / or constant values and / or output signals regulated and processed by the system. Said electronic card 1 of said system, or an electronic card separate from said card which manages the input signals, comprises binary digital modulation means for output signals able to modulate the output signals by single means. Said output signals 61, 62, 63, 64 may be digital type DGO and / or ACS type AC and / or audio type and / or regulated output signals. In the following description, the various means of managing the output signals are described as being made on the card 1, but the description also applies to the case where a separate card of the card 1 is used.
[0022] The modulation means 60 for output signals comprise delta-sigma modulators. According to one embodiment, the delta-sigma modulators are of the second order. Said electronic card 1 comprises for each output of the matrix switch 40 'described below, amplification means 70 for output signals. Said amplification means 70 for output signals comprise amplifiers 71 of class D. As illustrated in FIG. 1, said class D amplifiers each comprise two transistors 73, respectively coupled to a V + power supply and a V- power supply, controlled by A gate driver 72. For the amplification of a single output signal, the system is configured to route the modulated output signal of polarity denoted Q, via the matrix switch 40 'for output signals, to one said amplifiers 71 of class D. Said amplifier receives the modulated output signal of polarity Q and generates an output voltage Vout. For the amplification of a differential output signal, the system uses two of said class D amplifiers 71, one receiving the Q polarity portion of the differential signal and the other the reverse polarity portion, denoted Q /, said signal for generating a differential output voltage Vout +; Vout-. A programmable digital matrix switch 40 'for output signals is interposed between said digital bit modulation means for output signals and the amplification means 70 for output signals. Said matrix switch 40 ', similar to the matrix switch 40, is configured to route the monobit modulated output signals to the amplification means 70 for output signals, depending on whether said signal is simple or differential and as a function of type of signal. Said system also comprises means 80 for adapting the output signals from the amplification means 70. Said adaptation means 80 of the output signals are offset with respect to the electronic card 1. In a variant, said means for adaptation 80 of the output signals can be integrated in the electronic card. The adaptation means 80 of the output signals are formed of passive components 10 used to make several arrangements corresponding to the different types of output signals to be adapted. Said adaptation means 80 comprise a circuit 81 illustrated in FIG. 12 for the adaptation of digital output signals, such as Audio, ACS and ARINC. This assembly 81 is formed of a passive LC type filter composed of two coils B811 and B812 connected to one another by one of their terminals and three capacitors C811, C812, C813. A terminal of the capacitor C812 is connected to the midpoint of connection between the coils B811 and B812. A terminal of the capacitor C811, respectively C813, is connected to the terminal 20 of the coil B811, respectively B812, opposite to that connected to the midpoint. The other terminal of each capacitor is grounded. The output voltage Vout of this arrangement is defined across the capacitor C813.
[0023] Said adaptation means 80 comprise a mounting 82 illustrated in FIG. 13 for the adaptation of analog output signals (ANO). The assembly 82 is formed of a coil B821 having a terminal connected to a load referenced Load in FIG. 13. Said load can be a device powered by the mounting 82. The opposite terminal of the load Load is brought back to ground . The output voltage Vout of this arrangement is defined at the terminals of the load Load. Said adaptation means 80 comprise a mounting 83 illustrated in FIG. 3035290 13 for the adaptation of DC power output signals (DCS). The assembly 83 is composed of an LC-type filter formed of a coil B831, one terminal of which is connected to a capacitor C831. The opposite terminal of capacitor C831 is grounded.
[0024] The output signals thus adapted can be used for a given application in the environment of the aircraft. Said processing resources 50 also include at least one control function resource 54 for output signals. Said resource is configured to execute a control loop of an output signal from a device connected to the input signal matching means 10 of the system. In particular, said output signal to be regulated is treated as an input signal by being adapted, conditioned and modulated to be routed by the matrix switch to the control resource. The system is configured to return the output of the regulation resource 54 to a modulator 640 of said output signal modulation means 60 which modulates the difference between said regulated output signal 64 and a reference value 64ref.
[0025] As illustrated in FIG. 3, the system comprises a programmable logic circuit 4 in which said digital matrix switch 40 is implemented for the input signals, said processing resources 50, the digital matrix switch 40 'for the output signals and the digital bit modulation means 25 for the output signals. Said programmable logic circuit comprises a communication bus 41. This bus provides software access to said programmable logic circuit for reconfiguring the routes of each matrix switch. Said bus also makes it possible to communicate data such as the processed input signals between the system board and software of another board. Said programmable logic circuit is according to one embodiment an FPGA (FPGA for Field-Programmable Gate Array in English, or network of doors programmable in French). Alternatively, the FPGA can be replaced by an ASIC component (ASIC for Application Specific 3035290 14 Integrated Circuit in English, or literally in French "integrated circuit specific to an application"). The operation of the system for processing input signals is described below. The input signals are adapted by the matching means 10 so as to protect them from physical disturbances, such as lightning, and to convert them to voltage levels adapted to the components of the card. This adaptation is performed using passive components and offset from the card, which makes the signal processing more reliable and simplifies the maintenance of the system. As recalled above, said adaptation means for the input signals comprise matching arrangements for different types of input signals and in the illustrated form of the DGI, discrete DSI and analogue ANI type. The appropriate input signals are sent to the input interfaces IE of the card 1 where they are conditioned by the differential amplifiers 21 of the conditioning means 20 and are then modulated in monobit by delta-sigma modulators 31. Each of the The modulated input is routed by the digital matrix switch 40 to one of the processing resources 50 adapted to the type of the signal. The routing provided by the digital matrix switch makes it possible to respond reliably and flexibly to the segregation constraints of signals of different types. The use of the matrix switch 40 makes it possible to define the routes between the inputs and outputs of said switch and thus to define segregations of signals independently of the processing resources. Indeed, the matrix switch 40 forms a reconfigurable internal routing member which makes it possible to reroute each signal to the desired processing resource. In other words, said switch makes it possible to assign the modulated input signals to the resources according to the types of said signals. The operation of the system for processing output signals is described below.
[0026] Wave table data and / or constant values and / or output signals forming output signals 61, 62, 63, 64 are monobit modulated by the digital bit modulation means for output signals.
[0027] The modulated output signals are routed by said matrix switch 40 'to the amplification means 70 for output signals. A single signal is routed to the input of one of the amplifiers 71 while, for a differential signal, the Q polarity portion of said signal is routed to one of the amplifiers 71 and the reverse polarity portion Q / of the signal is routed to another single or differential amplifier 71. The signals from the amplification means 70 are then adapted, outside the card, by the adaptation means 80 of the system according to their type. The card, and the corresponding data acquisition and generation system, according to the invention make it possible, compared to conventional data acquisition and generation systems, to obtain a significant gain in integration and a reduction in the cost of data acquisition. design and maintenance.
[0028] According to one embodiment of the invention, the number of input interfaces of the card for the input signals is 256 per card and the number of output interfaces of the card for the output signals is It is thus possible to integrate 1024 inputs and 128 outputs with only four cards while respecting signal segregation constraints, with limited power consumption and offering the possibility of customizing the acquisition system. generation to each type of aircraft with a reduced cost. The use of matrix switches realized within a programmable digital component, such as an FPGA, makes it possible to respond reliably and at a reduced cost to the segregation constraints of the signals while at the same time making it possible to manage signal signals. input / output variables in number and types.
[0029] Furthermore, the realization of the system in the form of an electronic card and means for adapting the signals which are offset relative to the electronic card makes it possible to isolate the card adaptation means and thus to replace them. or to easily select them to customize the system according to the type of aircraft to be equipped by maintaining a common base formed by the electronic card. The present invention is in no way limited to the embodiments described and shown, but the skilled person will be able to make any variant 15 in accordance with his spirit.
权利要求:
Claims (12)
[0001]
REVENDICATIONS1. An electronic card (1) for an acquisition and signal generation system, characterized in that said card comprises: - means for conditioning (20) input signals of at least two types and bit modulation means (30). ) said input signals; processing elements (50) for the input signals, called processing resources, comprising at least one resource (51) for processing the input signals of one of the two types and at least one resource (52) for the processing of the input signals of the other type; a programmable digital matrix switch (40) for input signals, interposed between the bit modulation means (30) and the processing resources (50), said programmable digital matrix switch (40) being configured to route, as a function of their type, the modulated input signals to the processing resources (50); and / or - bit modulation means (60) for output signals for modulating signals of at least two types; amplification means (70) for output signals; and a programmable digital matrix switch (40 ') for output signals, interposed between said output signal modulation means (60) and the output signal amplifying means (70), said matrix switch (40') programmable digital signal for output signals being configured to route, according to their type, the modulated output signals to the amplification means (70) for output signals.
[0002]
2. Card (1) according to claim 1, characterized in that, said input signals of at least two types comprising digital type input signals and / or discrete type input signals and / or analog type input signals, said processing resources comprise at least one resource (51) for processing the digital type input signals and / or at least one resource (52) for signal processing 3035290 18 discrete type input and / or at least one resource (53) for processing the analog type input signals.
[0003]
3. Card (1) according to one of claims 1 or 2, characterized in that the system comprises a programmable logic circuit (4), such as an FPGA, in which said one or more matrix switches (40, 40 ' ) are implemented.
[0004]
4. Card (1) according to claim 3, characterized in that the processing resources (50) for input signals and / or the bit modulation means (60) for output signals, are also implemented in said circuit. (4) programmable logic.
[0005]
5. Card (1) according to one of the preceding claims, characterized in that the bit modulation means (30) for input signals and / or the bit modulation means (60) for output signals comprise modulators. delta-sigma
[0006]
6. Card (1) according to one of the preceding claims, characterized in that said processing resources (50) also comprise at least one output control function resource (54), which is configured to perform a a control loop of an output signal, the board being configured to return the signal output from the control function resource (54) to a modulator (640), forming for example part of said binary modulation means (60) for output signals, said modulator (640) being configured to modulate the difference between said regulated output signal (64) and a reference value (64ref).
[0007]
7. Card (1) according to one of the preceding claims, characterized in that said means for conditioning (20) the input signals comprise differential amplifiers (21).
[0008]
8. Card (1) according to one of the preceding claims, characterized in that said amplification means (70) for output signals comprise 303 52 90 19 amplifiers (71) class D.
[0009]
9. Acquisition and data generation system, characterized in that it comprises a card (1) according to one of claims 1 to 8, and adaptation means (10), according to their type, input signals and / or adaptation means (80), depending on their type, modulated output signals.
[0010]
10. System according to claim 9, characterized in that said means of adaptation (10, 80) are deported from the card (1) electronic.
[0011]
11. System according to claim 10, characterized in that said adaptation means (10, 80) are formed of passive components. 15
[0012]
12. Aircraft comprising a signal acquisition and generation system, characterized in that said signal acquisition and generation system is in accordance with one of claims 9 to 11.
类似技术:
公开号 | 公开日 | 专利标题
BE1023688B1|2017-06-15|PIXEL FOR PULSE DETECTION AND DIGITAL IMAGING
EP0811396B1|2004-04-21|Device for filtering the signals of a medical apparatus signal, in particular of an active implanted medical apparatus
FR3035290A1|2016-10-21|ELECTRONIC CARD AND CORRESPONDING SIGNAL ACQUISITION AND GENERATION SYSTEM COMPRISING ONE OR MORE PROGRAMMABLE DIGITAL MATRIX SWITCHES
EP0771043A1|1997-05-02|Management device for electric batteries
FR2511566A1|1983-02-18|THRESHOLD OPTICAL RECEIVER FOR DIGITAL RATE DIGITAL TRANSMISSION SYSTEM
EP2405612A1|2012-01-11|Distributed, modular, configurable communication network for an on-board avionics system
FR2511824A1|1983-02-25|OPTICAL AND VARIABLE RATE DIGITAL TRANSMISSION TRANSMITTER TRANSCEIVER SYSTEM
EP0735694A1|1996-10-02|Low price device for the aquisition of electrical signals according to ARINC 429 standard
FR2978271A1|2013-01-25|DEVICE AND METHOD FOR PROCESSING DATA
EP2368095A2|2011-09-28|Device for quantifying and localising a light signal modulated at a predetermined frequency
EP0649110A1|1995-04-19|Device with spectral purity for exchanging at a distance information between a portable object and a station
FR2776781A1|1999-10-01|DEVICE FOR CONTROLLING THE IMPEDANCE REDUCED ON THE ANTENNA OF AN ELECTROMAGNETIC LABEL
EP2747277B1|2020-02-12|Demodulation device
EP0938732B1|2001-07-11|Analog electronic cell, in particular designed to be implanted in an integrated circuit, and integrated circuit comprising such cells
EP1093636B1|2002-11-27|Analog interface for autonomous data exchange circuit
EP3201641B1|2020-03-18|Method for identifying the existence of a failure, method for identifying a failed relay device, method for identifying the type of failure and associated power supply system
EP3962149A1|2022-03-02|Gateway of information exchanges between processing units, associated devices and method
FR3039667A1|2017-02-03|SYSTEM FOR CONTROLLING THE ELECTRIC POWER SUPPLY OF AN AIRCRAFT
EP3258682B1|2019-02-20|Acquisition chain for analog signal
EP1993209B1|2010-11-03|Digitiser for a digital receiver system
FR2999829A1|2014-06-20|Electrical equipment i.e. communicating module, for receiving electricity consumption information, has ground path connected to low potential input of power supply module or demodulation device not connected to transformer
WO2018073519A1|2018-04-26|Device for interfacing between a battery management system and groups of cells
FR2628590A1|1989-09-15|Device allowing sound capture free from ambient noise
WO1997038395A1|1997-10-16|Portable electronic object for remote information exchange
FR2823390A1|2002-10-11|Filter for two wire bus discriminates between fast transient noise and bus signals even if noise has an amplitude of same order as bus supply
同族专利:
公开号 | 公开日
FR3035290B1|2018-11-30|
CN106059966A|2016-10-26|
CN106059966B|2020-11-24|
US10122554B2|2018-11-06|
US20160308699A1|2016-10-20|
引用文献:
公开号 | 申请日 | 公开日 | 申请人 | 专利标题
US20050010958A1|2002-07-08|2005-01-13|Rakib Shlomo Selim|Upstream only linecard with front end multiplexer for CMTS|
US7310459B1|2005-10-25|2007-12-18|Xilinx, Inc.|On-chip programmable optical crossbar switch|
US8069293B1|2009-05-22|2011-11-29|Qlogic Corporation|Flexible server network connection upgrade systems and methods|
US4546343A|1984-07-03|1985-10-08|The United States Of America As Represented By The Secretary Of The Air Force|Data acquisition channel apparatus|
US5077671A|1989-07-05|1991-12-31|The Boeing Company|Test cart for aircraft control surface measurements|
US5023791A|1990-02-12|1991-06-11|The Boeing Company|Automated test apparatus for aircraft flight controls|
US6608566B1|2000-02-07|2003-08-19|Larson Davis, Inc|Real-time data acquisition system|
WO2002041086A2|2000-11-16|2002-05-23|Invensys Systems, Inc.|Control system methods and apparatus for inductive communication across an isolation barrier|
US6462684B1|2001-09-07|2002-10-08|The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration|Advanced self-calibrating, self-repairing data acquisition system|
US6996443B2|2002-01-11|2006-02-07|Bae Systems Information And Electronic Systems Integration Inc.|Reconfigurable digital processing system for space|
GB0210450D0|2002-05-07|2002-06-12|Bae Systems Plc|Test apparatus|
US6954076B2|2002-09-06|2005-10-11|Northrop Grumman Corporation|Aircraft multi-function wire and insulation tester|
US6944565B2|2003-08-08|2005-09-13|Poseidon Scientific Instruments Pty Ltd|Signal analysis instrument, and a module for a signal analysis instrument|
US7460612B2|2004-08-12|2008-12-02|Texas Instruments Incorporated|Method and apparatus for a fully digital quadrature modulator|
US9576404B2|2004-09-16|2017-02-21|Harris Corporation|System and method of transmitting data from an aircraft|
US7620374B2|2004-09-16|2009-11-17|Harris Corporation|System and method of transmitting data from an aircraft|
FR2904450B1|2006-07-31|2008-09-26|Airbus France Sas|SENSOR SIMULATION SYSTEM.|
FR2907760B1|2006-10-25|2009-06-12|Airbus France Sas|SYSTEM AND METHOD FOR POWER SUPPLY ON BOARD AN AIRCRAFT.|
US8026739B2|2007-04-17|2011-09-27|Cypress Semiconductor Corporation|System level interconnect with programmable switching|
FR2918759B1|2007-07-13|2009-09-18|Eurocopter France|METHOD FOR TESTING AN ELECTRONIC SYSTEM|
JP2010518412A|2008-02-20|2010-05-27|ヴェリジー(シンガポール)プライベートリミテッド|System, method, and computer program for detecting electrostatic discharge phenomenon|
US8620638B1|2008-12-15|2013-12-31|Xilinx, Inc.|Method of performing a simulation of a design under test and a circuit for enabling testing of a circuit design|
CN201371945Y|2008-12-29|2009-12-30|中国航天科技集团公司烽火机械厂|Electric steering engine controller based on FPGA|
CN101700810B|2009-11-04|2013-03-13|中国民航大学|Boeing and Airbus aircraft audio management unit test adapter|
US8326359B2|2010-08-03|2012-12-04|Honeywell International Inc.|Reconfigurable wireless modem adapter|
DE102010043842A1|2010-11-12|2012-05-16|Endress + Hauser Wetzer Gmbh + Co Kg|Delta-sigma D / A converter|
US9157952B2|2011-04-14|2015-10-13|National Instruments Corporation|Switch matrix system and method|
CN102361452B|2011-08-17|2013-01-16|天津大学|Multi-channel frequency division signal rapid detection device and control method thereof|
US8879410B1|2011-09-30|2014-11-04|Physical Optics Corporation|Platform adaptive data system|
US9287062B2|2012-05-02|2016-03-15|National Instruments Corporation|Magnetic switching system|
FR3005225B1|2013-04-26|2016-10-21|Snecma|DEVICE FOR CONVERTING AN ARINC SIGNAL INTO AN OPTICAL SIGNAL, ANTI-LIGHTNING TEST SYSTEM|
CN104184758B|2013-05-22|2017-12-12|中国国际航空股份有限公司|A kind of test platform and method of testing of airborne vehicle message triggering logic|
CA2852080C|2013-05-22|2018-02-20|Air China Limited|Test apparatus and test method based on dfdau|
CN103560800B|2013-11-04|2015-12-02|中国电子科技集团公司第四十一研究所|A kind of jitter generator and shake production method improving ADC+FPGA digital received system sensitivity|
EP3032270A1|2014-12-12|2016-06-15|Airbus Defence and Space, S.A.|Method and system for performing electrical tests to complex devices|
FR3035290B1|2015-04-16|2018-11-30|Airbus Operations|ELECTRONIC CARD AND CORRESPONDING SIGNAL ACQUISITION AND GENERATION SYSTEM COMPRISING ONE OR MORE DIGITAL PROGRAMMABLE MATRIX SWITCHES|FR3035290B1|2015-04-16|2018-11-30|Airbus Operations|ELECTRONIC CARD AND CORRESPONDING SIGNAL ACQUISITION AND GENERATION SYSTEM COMPRISING ONE OR MORE DIGITAL PROGRAMMABLE MATRIX SWITCHES|
CN108995673B|2018-06-28|2019-12-27|广州大铁锐威科技有限公司|System and method for monitoring comprehensive parameters of ballastless track|
CN109752999A|2019-01-02|2019-05-14|中国船舶重工集团公司第七0七研究所|A kind of ARINC429 bus communication based on FPGA|
法律状态:
2016-04-21| PLFP| Fee payment|Year of fee payment: 2 |
2016-10-21| PLSC| Search report ready|Effective date: 20161021 |
2017-04-19| PLFP| Fee payment|Year of fee payment: 3 |
2018-04-20| PLFP| Fee payment|Year of fee payment: 4 |
2019-04-18| PLFP| Fee payment|Year of fee payment: 5 |
2020-04-20| PLFP| Fee payment|Year of fee payment: 6 |
2021-04-23| PLFP| Fee payment|Year of fee payment: 7 |
优先权:
申请号 | 申请日 | 专利标题
FR1553383A|FR3035290B1|2015-04-16|2015-04-16|ELECTRONIC CARD AND CORRESPONDING SIGNAL ACQUISITION AND GENERATION SYSTEM COMPRISING ONE OR MORE DIGITAL PROGRAMMABLE MATRIX SWITCHES|
FR1553383|2015-04-16|FR1553383A| FR3035290B1|2015-04-16|2015-04-16|ELECTRONIC CARD AND CORRESPONDING SIGNAL ACQUISITION AND GENERATION SYSTEM COMPRISING ONE OR MORE DIGITAL PROGRAMMABLE MATRIX SWITCHES|
CN201610235879.7A| CN106059966B|2015-04-16|2016-04-15|Electronic card containing programmable digital array change-over switch and signal generating and acquiring system|
US15/131,260| US10122554B2|2015-04-16|2016-04-18|Electronic circuit card and corresponding signal acquisition and generation system, including one or more programmable digital matrix switches|
[返回顶部]